



BOOLEAN LOGIC

10/10/11

⇒ BOOLEAN LOGIC -

x	y	f ₀	f ₁	f ₂	f ₃	f ₄	f ₅	f ₆	f ₇	f ₈	f ₉	f ₁₀	f ₁₁	f ₁₂	f ₁₃	f ₁₄	f ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Boolean logical ideas are characterised into three ways :

- ① Two funⁿ can produce constant 0, 1
- ② four funⁿ with unary operation (complement transfer)
- ③ Ten funⁿ with binary operation (AND, OR, NAND, NOR, EXOR, EX-NOR, INHIBITION, IMPLICATION)


f ₀ = 0	NULL OPERATION
f ₁ = x.y	AND OPER.
f ₂ = x.y'	INHIBITION (x but not y) (x/y)
f ₃ = x	TRANSFER OPERATION
f ₄ = x'y	INHIBITION (y but not x) (y/x)
f ₅ = y	TRANSFER OPER.



- $f_6 = XY' + X'Y = X \oplus Y$ EX-OR (X OR Y, BUT NOT BOTH)
- $f_7 = X + Y =$ OR OPERATION
- $f_8 = (X + Y)' = X \downarrow Y$ NOR OPERATION
- $f_9 = XY + X'Y' = X \odot Y$ EX-NOR (X EQUAL Y) IDENTITY EQUIVALENCE
- $f_{10} = Y'$ COMPLEMENTARY
- $f_{11} = X + Y' = X \supset Y$ IMPLICATION (IF Y THEN X)
- $f_{12} = X'$ COMPLEMENTARY
- $f_{13} = X' + Y = X \supset Y$ IMPLICATION (IF X THEN Y)
- $f_{14} = (XY)' = X \uparrow Y$ NAND OPERATION
- $f_{15} = 1$ IDENTITY OPER.







NOTE -

- To get a logic gate from a logic operation it must be either commutative or associative.
- Inhibition / Implication neither commutative nor associative.
- NAND / NOR commutative but not associative.
- NAND / NOR universal gates




IMPLEMENT

NOT	1	1
AND	2	3
OR	3	2
EX-OR	4	5
EX-NOR	5	4





⇒ DEGENERATIVE FORMS -

If a two level logic gate system o/p is expressed with a single logic gate then that two level logic gate system is known as degenerative form for the single logic gate.



← (DEGENERATIVE FORM)





NON-DEGENERATIVE FORM -


AND - OR OR - AND

NAND - NAND NOR - NOR



NOR - OR NAND - AND

OR - NAND AND - NOR

⇒ ALTERNATIVE LOGIC GATES -



Ex - AND





⇒ DUALITY -

1. Interchange ($\cdot \rightarrow +$) or ($+ \rightarrow \cdot$)

2. Interchange ($0 \rightarrow 1$) or ($1 \rightarrow 0$)

⇒ BOOLEAN LAW -

$$x \cdot x = x$$

$$x + x = x$$

$$x \cdot 0 = 0$$

$$x + 0 = x$$

$$x \cdot 1 = x$$

$$x + \bar{x} = 1$$

$$x \cdot \bar{x} = 0$$

$$x + 1 = 1$$

AND

OR

Ex - $f = \bar{x} \cdot y + z(x + y)$, $f^D = ?$

$$f^D = \bar{x} + y \cdot z + (x \cdot y)$$

⇒ ORDER OF IMPORTANCE -

1. []

2. NOT

3. AND

4. OR



⇒ POSITIVE - NEGATIVE LOGIC -

#	(+)ve) LOGIC	(-ve) LOGIC
	HIGH $\rightarrow 1$	HIGH $\rightarrow 0$
	LOW $\rightarrow 0$	LOW $\rightarrow 1$

Ex = $-7V \rightarrow 1$. = -ve logic
 $-2V \rightarrow 0$

A	B	$f = AB$	A	B	$f = A+B$
0	0	0	1	1	1
0	1	0	1	0	1
1	0	0	0	1	1
1	1	1	0	0	0

- ⊗ Negative AND is positive OR and vice versa
- ⊗ Negative NAND is positive NOR and vice versa

⇒ SPECIALITY OF EX-OR GATES -

$$x \oplus y = x'y + xy'$$

$$x \oplus x = 0$$

$$x \oplus x' = 1$$

$$x \oplus 1 = x'$$

$$x \oplus 0 = x$$

$$\left. \begin{array}{l} \overline{x \oplus y} \\ x' \oplus y \\ x \oplus y' \end{array} \right\} = x \odot y$$




NOTE-

- In the case of symmetrical series of circuit the o/p. cat:

O/P of 1st gate = O/P of every odd no. gate.

O/P of 2nd gate = O/P of every even no. gate.

⇒ INHIBITING THE LOGIC GATE -



DISABLE ENABLE

NAND L H



NOR H L

AND L H


OR H L



⇒ VENN DIAGRAM -




Ex - ① $X + XY = ?$




ANS = X (Overall shaded)

② $X + X'Y = ?$



ANS = $X + Y$ (Overall shaded)



FOR THREE VARIABLE